Hundreds of chip design teams are struggling with the ever increasing challenges of functional verification. Although it has been acknowledged by most teams that formal verification can bring significant value to both quality and productivity of functional verification, the majority of these teams have been facing difficulties with their attempts to deploy this methodology and to integrate it into their design and verification flow.
Teams are facing questions such as who should write assertions, who should perform formal verification, when in the design flow should formal be performed, what types of designs are suitable for formal, how should formal be integrated with simulation, how should coverage from formal and dynamic verification be combined, if we do formal what can we not do in simulation, etc.
In addition, most teams lack the expertise on board and the cost of building this expertise internally, at least initially, is too high for them. The high risk of introducing a new methodology into the design flow when time pressures are increasing, and the initial cost of the tools, are major roadblocks on the way to formal verification adoption.
Karmel EDS charter is to assist chip design teams with the above difficulties. With 20 years of experience in formal verification, we have answers to the above questions and have devised solutions for the above challenges.
We will work with you to analyze the situation and decide together on the best next steps for your team. We will help you execute on these next steps with low risk and high returns on your investment.
